Comparative Design Analysis of Modified Solar Based 15 Level Multi Level Inverter for Power Quality Improvement

Bipasa Patra¹, Pragya Nema²

¹Research Scholar, Oriental University Indore & Assistant Professor, G H Raisoni Institute of Business Management, Jalgaon akasvora@gmail.com
²Professor, Oriental University Indore dr.pragyanema@ymail.com

ABSTRACT

Enhanced quality of power and reduced distortions have entered the wider research domains for the rating of the power to be obtained using Multilevel Inverters. This also directs towards the lowered EM interference as and when the levels keep on increasing. As compared to the traditional module these configurations with a reduced switched count act as the conversion device of energy so as to offer less THD, with lowered losses due to switching and hence stress level on voltage to be reduced. This paper lays the comparison facts regarding the topological analysis of the solar source fed 15 level MLI with a modified modulation technique and reduced switches against the primitively modulated the traditional counterpart and lowered levels. The main aim here is to project the potential of renewable solar powered and the final THD Comparison of above model for modified PWM techniques thereby being cost effective as well as not compromising on the efficiency. The results demonstrate the Staircase waveforms which correspond to a nearly sinusoidal reference wave with the required switching sequence. The simulated design is developed using Mat lab to authenticate the performance of the found results in prevailing conditions.

Keywords- Multilevel Inverter, Sinusoidal PWM, THD, boost converters, Solar MPPT, reduced switching

I Introduction

Multilevel inverters are being tremendously utilized in the industry due to the extended benefits regarding enhanced power quality, lowered THD, and superior waveform with lowered stress on voltage levels thereby being likely to the sinusoidal reference. The vibrant advances in this field find a demanding space in industrial VSD's, systems involving renewable sources, flexible transmissions, DG's and almost all allied areas of power electronics for energy conversions. The sole goal is to obtain a stair-cased output waveform thereby being likely to the sinusoidal reference. For the same research scholars find interest in the topologies popularly including the forms - CHBMLI, DCMLI and FCMLI. The pulse width modulation strategies employing the SPWM, LSPWM, PSPWM, PDPWM, NLCPWM, SHEPWM, Space vector techniques and many more. But the shortcomings of the mentioned designs include the extended complexities with diversified switching and also the control part. As we go on increasing the levels the required number of switches (2N+1such that N shows the count of levels proposed) and the required sources gets on being complex. Scholars are constantly developing ideas in order to mitigate the issues and come up with better solutions regarding cost, control and complexity of mathematical modeling without compromising on the efficiency part. Based on the same principles the paper focuses to analyze the primitive model with 15 levels and then devising solution with reducing the switch count with solar fed modified modulated extended version of the same for lowering the THD to a remarkable value.

The cascaded design specifications for the modified version demonstrate the inclusion of the isolated dc sources being powered by the PV cells for the boost configuration. Also it reflects the efficacy of the MPPT and perturb and observation algorithms. A reduced switch count directly reflects the lowered switching losses and ease of control algorithm as per the modulation requirements. The same can be even modified for the 3 phase module design as per requirements. The sinusoidal modulations being the extensive area with much research finding proves to be the least complex. The total standing voltage as reflects the involvement of the costing and performance of the state of conduction with respect to the states of blocking. The mathematical equivalent for the same,

$TSV = \sum_{1}^{n} V mn$

Here V_{mn} is for the nth switch that blocks the maximum voltage. The lesser the TSV the reduced is design cost.

Volume 13, No. 3, 2022, p. 1084 - 1095 https://publishoa.com ISSN: 1309-3452

Module Topology and Mathematical Modeling

The cascaded design of the MLI has N number of bridge that has been cascaded such that an isolated source (PV cell) feeds each DC link. The four switches S_1 , S_2 , S_3 and S_4 hovering the voltage levels to be generated as $-V_{dc}$, zero and $+V_{dc}$.




Figure 1- 1 PV system configuration

So, the synthesis of the output lowers the harmonics and voltage stress. So, the output of the individual H bridge is

$$v_j = (S_{j1} - S_{j3})v_{dcj} = P_j v_{dcj}$$

Here, the dc link voltage for the value of j=1, 2, 3...n is V_{dcj} and S representing the switch state. So, for linearity

$$\frac{di_L}{dt} = \frac{1}{L} \left(\sum_{j=1}^n S_j v_{dcj} - v_s - Ri_L \right)$$
$$\frac{dv_{dcj}}{dt} = \frac{1}{C_j} \left(i_{PVj} - S_j i_L \right)$$

Therefore, $i_L = i_{Load} + i_s$

Volume 13, No. 3, 2022, p. 1084 - 1095 https://publishoa.com ISSN: 1309-3452

Where i_s is the grid current.

This is the standard to be followed for L as inductance of decoupling and R for resistor respectively. The design considers $v_{dcj} = v_{dc}$ for SPWM and generality considerations K=0

 $kv_{dc} \le v_s(\omega t) \le (k+1)v_{dc}$

Also,

 $2\Delta i_L = \frac{v_{dc} - v_{ave}}{L} \cdot \frac{d_{on}}{2} \cdot \frac{1}{f_{sw}}$

 $\begin{array}{c} v_{d_{c}} \\ v_{d_{c}} \\ 0 \\ 0 \\ \Delta i_{L} \\ \Delta i_{L} \\ 0 \\ -\Delta i_{L} \\ -\Delta i_{L} \\ -\Delta i_{L} \\ -\frac{d_{on}}{2} \\ -\frac{d_{off}}{2} \\ \frac{d_{on}}{2} \\ -\frac{d_{off}}{2} \\ \frac{d_{off}}{2} \\ \frac{d_{off}}{2}$

Figure 2 Waveform depicting ripple current and voltage of inverter

II PV module Modeling

The module is a connection of numerous solar cells in parallel and series so as to deliver the required system voltage and current. The fig below demonstrates the PV module with only one diode.





Figure 3 PV module Modeling

There seems a voltage at the output terminal if it's circuited and known as open circuit voltage (V_{OC}). This voltage causes a current through the contact a bit like a diode.

$$I_{PV} = I_{ph} - I_D - I_{shunt}$$

Volume 13, No. 3, 2022, p. 1084 - 1095 https://publishoa.com ISSN: 1309-3452

$$I_{PV} = I_{ph} - I_o \left[\exp\left(\frac{V_{PV} + R_s I_{PV}}{n\left(\frac{\eta kT}{q}\right)}\right) - 1 \right] - \left[\frac{V_{PV} + R_s I_{PV}}{R_{sh}}\right]$$
$$I_{ph} = I_{SCO} \left(\frac{G}{G_o}\right) (1 + (\alpha_1(T - T_o)))$$



 $I_o = I_{oref} \left(\frac{T}{T_o}\right)^3 \exp\left[\left(\frac{qE_g}{\eta K_B}\right)\left(\frac{1}{T_o} - \frac{1}{T}\right)\right]$

Figure 4Before & after Voltage of the Boost converter

The output of solar cell with bypass diode is connected to the boost converter input the pulses square measure generated by exploitation MPPT formula to the boost device switch and hence at the output voltage is measured. By decreasing the current value by implementing a bit resistance within the path of the current then the MPPT charge controller will maximize the voltage value. This amount of voltage to current quantitative relation modification is called as most outlet tracking (MPPT) usually; it will increase the present to the battery by around 20% to 25%. From figure above its clearly visible that the output of the boost device is stable and therefore the power is obtained is to be most.

III Analysis Of 15 Level Multilevel Inverter Without PWM:

The module is fed by a sinusoidal time based wave with amplitude of 7 and zero bias. The repeating sequence varies from 0 to 13 time values [0 1]. The gain of -1 with a Boolean data type performs the control. The input is DC 100 v with 28 switches as a primitive count (2N+1). A non-linear load is considered at the output side that injects the harmonics. Sampling time is 50 e^{-6} .

Volume 13, No. 3, 2022, p. 1084 - 1095 https://publishoa.com ISSN: 1309-3452





Figure 5 The 15- level module without PWM and 28 switches

Volume 13, No. 3, 2022, p. 1084 - 1095 https://publishoa.com ISSN: 1309-3452

SCOPE PARAMETERS:

Voltage steps	Voltage Levels (v)
V _{dc} /15	300
2 V _{dc} /15	500
3 V _{dc} /15	700
4 V _{dc} /15	900
5 V _{dc} /15	1100
6 V _{dc} /15	1200
7 V _{dc} /15	1300
0 level	0
- 7 V _{dc} /15	-1300
- 6 V _{dc} /15	-1200
- 5 V _{dc} /15	-1100
- 4 V _{dc} /15	-900
- 3 V _{dc} /15	-700
- 2 V _{dc} /15	-500
- V _{dc} /15	-300







Figure 6 Scope Output & THD

Volume 13, No. 3, 2022, p. 1084 - 1095 https://publishoa.com ISSN: 1309-3452

SWITCHING SEQUENCE:

Switch			(0	0	0	0	0	0	0	0	0	0	0	0	0	
Sw	0	100	200	300	400	500	009	700	600	500	400	300	200	100	0	-100	-200	008-	-400	-500	-600	-700	-600	-500	-400	-300	-200	-100	C
S1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
S2	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
S 3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0
S4	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
S 5	1	1	1	1	1	0	1	1	1	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
S6	1	1	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	0	1
S7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0
S8	0	0	1	1	1	1	1	1	1	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0
S9 S1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	1	1	1	0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	1	1	1	1	1	1	1	1	0	0	1
S1 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0
S1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0
2 S1	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	1	1	0
3	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
S1 4	1	1	1	1	0	0	0	0	0	0	0	1	1	1	1	0	0	0	1	1	1	1	1	1	1	0	0	0	1
S1	1	1	1	1	0	0	0	0	0	0	0	1	1	1	1	0	0	0	1	1	1	1	1	1	1	0	0	0	1
5 S1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0
6 6	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	1	1	1	0	0	0	0	0	0	0	1	1	1	0
S1 7	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
7 S1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
8	1	1	1	1	1	0	0	0	0	0	1	1	1	1	1	0	0	0	0	1	1	1	1	1	0	0	0	0	1
S1 9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0
S2 0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	1	1	1	1	0	0	0	0	0	1	1	1	1	0
S2			Ŭ																										
1 S2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
2	1	1	1	1	1	1	0	0	0	1	1	1	1	1	1	0	0	0	0	0	1	1	1	0	0	0	0	0	1
S2 3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0
S2																				1						1		1	
4 S2	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	1	1	1	1	0	0	0	1	1	1	1	1	0
5	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
S2 6	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	1
S2																													
7 S2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0
8	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	1	1	1	1	1	0

Volume 13, No. 3, 2022, p. 1084 - 1095 https://publishoa.com ISSN: 1309-3452



JOURNAL OF ALGEBRAIC STATISTICS Volume 13, No. 3, 2022, p. 1084 - 1095 https://publishoa.com ISSN: 1309-3452

V SCOPE ANALYSIS OF 15 LEVEL MLI WITH PWM :





Figure 7Scope & THD

VI Analysis of 15 Level Multilevel Inverter with modified PWM and reduced switching:



Volume 13, No. 3, 2022, p. 1084 - 1095 https://publishoa.com ISSN: 1309-3452

Algorithm for switching sequence

Function y = fcn(t)

f=50

r=sin (2*pi*f*t) ar=abs(r) If ar<0.5/7 S1=0; S2=0; S3=0; S4=0; elseif ar<1.5/7 S1=0; S2=0; S3=0; S4=0; elseif ar<2.5/7 S1=0; S2=0; S3=0; S4=1; elseif ar<3.5/7 S1=0; S2=0; S3=0; S4=0; elseif ar<4.5/7 S1=0; S2=0; S3=0; S4=1; elseif ar<5.5/7




Figure 8Scope & THD

Volume 13, No. 3, 2022, p. 1084 - 1095 https://publishoa.com ISSN: 1309-3452

Comparison with Level Of THD

Level	THD (%)
15 level without PWM	27.08
15 level with PWM	8.37
15 level with PWM and reduced switches	3.17

CONCLUSION

The above model depicts clearly the cascaded modified design very suitable considering the solar scenario of India regarding the enhanced power quality characteristics. The suggested PWM technique with the Solar PV panel reduces the THD remarkably considering the solar as the isolated DC source. Based on the results, it is found that the final method with reduced switching and modified PWM for delivering least THD when compared to the conventional modules. The modified simulation clearly reflects that reduced switches are resulting in the lesser poer losses and hence less injection of the reactive component of power. So, the paper reaches the satisfactory benchmark to validate that the algorithms for modulation interfaced with the semiconductor power electronics devices are proving highly beneficial to enhance the power quality and the finally obtained voltage levels and the waveform resembles very closely to the sinusoidal reference. Thus as non-linear loads cannot be totally avoided the best possible solution is to improve the quality of power by lowering the THD as standards mention to be less than 5% using the proposed module with a renewable touch.

REFERENCES

- [1] Filho Facte, Main Helder Zandonadi, Mateus Tiago HA, Ozpineci Burak, Tolbert Leon M, Pinto João OP. Adaptive selective harmonic minimization based on ANNS for cascade multilevel inverters with varying DC sources, IEEE Trans Ind. Electron 2013;60(5):1955-62
- [2] Alexander S Albert, Manigandan. T. Modelling and simulation of artificial neural network based harmonic elimination technique for solar-fed cascaded multilevel inverter. Int Rev Model Simul ISSN 2013;6(4):1048-55)
- [3] S Babaci Ebrahim, Alilu Somaych, Laali Sara. A new general topology for cascaded multilevel inverters with reduced number of components based on developed H-bridge. IEEE Trans Ind Electron 2014;61(8):3932-9.
- [4] E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and J. Adabi, "An envelope type (E-type) module: Asymmetric multilevel inverters with reduced components," IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 7148-7156,Nov. 2016.
- [5] M. A. Hosseinzadeh, M. Sarbanzadeh, L. Yazdani, E. Sarbanzadeh, and M. Rivera, "New sub-module inverter for cascaded multilevel inverter with reduced number of switch counts," in Proc. IEEE Southern Power Electron. Conf. (SPEC), Dec. 2017.
- [6] E. Samadaci, A. Sheikholeslami, S. A. Gholamian, and J. Adabi, "A T-type (ST-type) module for asymmetrical multilevel inverters," IEEE Square Trans. Power Electron., vol. 33, no. 2. pp. 987-996, Feb. 2018.
- [7] M. Ye, L. Chen, L. Kang, S. Li, J. Zhang, and H. Wu, "Hybrid multi carrier PWM technique based on carrier reconstruction for cascaded H-bridge inverter," IEEE Access, vol. 7, pp. 53152-53162, 2019.
- [8] Z. Wang, C. Gao, C. Chen, J. Xiong, and K. Zhang, "Ripple analysis and capacitor voltage balancing of five-level hybrid clamped inverter (5L-HC) for medium-voltage applications," IEEE Access, vol. 7, pp. 86077-86089, 2019.
- [9] S. Shuvo, E. Hossain, T. Islam, A. Akib. S. Padmanaban, and M. Z. R. Khan, "Design and hardware implementation considerations of modified multilevel cascaded H-bridge inverter for photovoltaic system," IEEE Access, vol. 7, pp. 16504-16524, 2019.
- [10] M. N. Bhukya, V. R. Kota, and S. R. Depuru, "A simple, efficient, and novel standalone photovoltaic inverter configuration with reduced harmonic distortion," IEEE Access, vol. 7, pp. 43831-43845, 2019.
- [11] A. Iqbal, M. D. Siddique, J. S. M. Ali, S. Mekhilef, and J. Lam, "A new eight switch seven level boost active neutral point clamped (8S-7L BANPC) inverter," IEEE Access, vol. 8, pp. 203972-203981, Nov. 2020.

Volume 13, No. 3, 2022, p. 1084 - 1095 https://publishoa.com ISSN: 1309-3452

- [12] P. Omer, J. Kumar, and B. S. Surjan, "A review on reduced switch count multilevel inverter topologies," IEEE Access, vol. 8, pp. 22281-22302, 2020.
- [13] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, and M. A. Memon, "A new single-phase cascaded multilevel inverter topology with reduced number of switches and voltage stress," Int. Trans. Electr. Energy Syst. vol. 30, no. 2, p. e12191, Feb. 2020.
- [14] A. Tirupathi, K. Annamalai, and S. V. Tirumala, "A three-phase inverter circuit using half-bridge cells and T-NPC for medium-voltage applications," Int. J. Circuit Theory Appl., vol. 48, no. 10, pp. 1744-1765, Jul. 2020.
- [15] B. Patra and P. Nema, "Analysis of Solar Integrated Multilevel Inverter for Smart Grid Power Filters," 2021 International Conference on Advances in Electrical, Computing, Communication and Sustainable Technologies (ICAECT), 2021, pp. 1-5, doi: 10.1109/ICAECT49130.2021.9392527.
- [16] Patra, Bipasa Bimalendu. "Smart Grid-Sustainable Shaping of the Future Smarter Nation." In International Journal of Emerging Technology and Advanced Engineering, First International Conference on Innovations & Engineering, vol. 8, pp. 101-107.
- [17] B. Patra, T. Patil, P. Nema, R. Vasave and S. Gawali, "Eleven-Level Inverter Topology with Photovoltaic Interface," 2021 IEEE 2nd International Conference on Electrical Power and Energy Systems (ICEPES), 2021, pp. 1-5, doi: 10.1109/ICEPES52894.2021.9699805.
- [18] Patra, B., Nema, P. (2022), "Comprehensive Topological Analysis of Solar Integrated Multilevel Inverter for Power Filters", Smart Technologies for Energy, Environment and Sustainable Development, Vol 1. Springer Proceedings in Energy. Springer, Singapore. https://doi.org/10.1007/978-981-16-6875-3_38